Welcome![Sign In][Sign Up]
Location:
Search - usb ip core

Search list

[Other resourceusb11_test

Description: 该范例使用FreeDev_usb11 ip core支持开发板成为USB HOST的 设备(常见的是PC机)。
Platform: | Size: 3847 | Author: HuFengzhang | Hits:

[Other resourceWNUSB

Description: [UsbKbd.rar] - usbkbd,用wdm编写的usb和键盘的驱动示例 [USB2.0_USB_driver.rar] - 学习USB2.0驱动程序设计源码,包括Windows DDK Driver驱动的详细设计,U盘,MP3的程序设计例子 [mc8051_design.zip] - MC8051 IP CoreOregano Systems 8-bit Microcontroller IP-Core此公司提供的8051
Platform: | Size: 24105 | Author: 王军 | Hits:

[source in ebookUSB_xilinx

Description: USB应用的IP核心,需要深入了解 核心的行为。建立本 诀窍是大大简化了全面 参考应用。-Application of IP-Cores requires in-depth knowledge of the core’s behavior. Building up this know-how is greatly simplified by comprehensive reference applications.
Platform: | Size: 462848 | Author: 黎明 | Hits:

[Othergrusbhc

Description: USB 2.0 Host Controller IP Core
Platform: | Size: 215040 | Author: hamid | Hits:

[OtherLTU-EX-09058-SE

Description: USB 2.0 Host Controller IP Core
Platform: | Size: 2134016 | Author: hamid | Hits:

[USB developusb2

Description: USB 2.0 IP Core for USB Interfacing
Platform: | Size: 195584 | Author: ebi | Hits:

[VHDL-FPGA-Verilogusb1_funct_latest.tar

Description: USB 1.1 slave/device IP core. Default configuration is 6 endpoints: 1 Control, 1 Isochronous IN, 1, Isochronous Out, 1 Bulk IN, 1 Bulk Out, 1 Interrupt IN. Includes control engine, providing full enumeration process in hardware - no external micro-controller necessary. Derived from my USB 2.0 Function IP core, except all the high speed support logic has been ripped out and the interface was changed from shared memory to FIFO based. A basic test bench is now included as well. It should be viewed as a starting point to write a more comprehensive and complete test bench. I expect the users of this core to have some fundamental USB knowledge and be familiar with the UTMI specification and with the general USB transceivers (e.g. from philips). If you are not familiar with these two you should check out www.usb.org and read up on this subject ...
Platform: | Size: 59392 | Author: Andrey | Hits:

[VHDL-FPGA-Verilog9b93752447d7

Description: 用verilog 写的 USB 驱动 适用于SOPC IP CORE-USB drive write verilog. For in the SOPC IP CORE
Platform: | Size: 19456 | Author: wang | Hits:

[VHDL-FPGA-VerilogUSB2.0IP

Description: usb2.0的IP核,对于USB接口通信的FPGA设计有很大帮助,对于接口硬件的控制更为灵活。 有详尽的USB2.0协议说明-usb2.0 IP core for FPGA design of the USB interface communication, more flexible control interface hardware. Detailed USB2.0 protocol description
Platform: | Size: 206848 | Author: 张奎 | Hits:

[Linux-Unixci13xxx_pci

Description: linux系统上,MIPS USB设备控制器IP核心。-linux system on MIPS USB device controller IP core.
Platform: | Size: 2048 | Author: rosalyer | Hits:

[matlabfft_ly

Description: 采用MATLAB实现定点的FFT运算,但是仿真硬件结构的IP核调用以及误差产生模式,用于仿真FPGA实现FFT运算的效果和误差来源。-FPGA to realize the company s 68013A paragraph Cypress USB chip used SLAVEFIFO read operation, the fixed-point implementation using MATLAB FFT operation, but the hardware structure of the IP core simulation calls and error generation model for simulating the effects of FPGA implementation and FFT computation sources of error.
Platform: | Size: 2048 | Author: | Hits:

[Linux-Unixotg

Description: otg.c - ChipIdea USB IP core OTG driver.
Platform: | Size: 2048 | Author: cmzpss | Hits:

[Linux-Unixotg_fsm

Description: otg_fsm.c - ChipIdea USB IP core OTG FSM driver.
Platform: | Size: 6144 | Author: sbfiyg | Hits:

[VHDL-FPGA-Verilogusb_device_core_latest.tar

Description: usb设备控制器ip核,controller设备端ip核-usb device ip core
Platform: | Size: 26624 | Author: 查马纠西 | Hits:

[assembly languageUSBPverilog

Description: nios ii中对USB的实用,包括IP核和C代码,方便实用-nios ii the use of USB, including IP core and C code, convenient and practical
Platform: | Size: 87040 | Author: 王亚斌 | Hits:

[VHDL-FPGA-Verilogusb_device_core

Description: usb 设备 IP核 verilog实现-usb device core, verilog
Platform: | Size: 37888 | Author: 李红敏 | Hits:
« 1 2 3»

CodeBus www.codebus.net